Location:Home > Publications > Papers
【Publications】

题目/Title:基于10Gbase-KR协议的PCS层弹性缓冲器设计
                        Design of Elastic Buffer in Physical Coding Sublayer Based on 10Gbase-KR

作者/Author:杨钞翔,张春,王自强,王志军,谢翔,姜汉钧
                        Chaoxiang Yang,Chung Zhang,Ziqiang Wang,Zhijun Wang,Xiang Xie,Hanjun Jiang

期刊/Journal:微电子学与计算机 Microelectronics & Computer

年份/Issue Date:2018.Mar.

卷(期)及页码/Volume(No.)&pages:Vol.35, No.3, pp. 14 - 18

摘要/Abstract:
为了实现高速数据流的跨时钟域传输,根据万兆以太网10Gbase-KR协议设计了一款性能稳定的弹性缓冲器,并对设计进行逻辑综合和门级仿真,验证了设计的正确性。该弹性缓冲器采用常半满控制方式,深度为16,数据传输速率为10Gbps,读写时钟频率为156.25MHz,通过检测读写地址差值变换情况来比较读写速度,并自动插入或删除IDLE字符,以此调节弹性缓冲器读写速度完成时钟频率补偿,实现了高速数据流的跨时钟域正确传输。 随着网络技术的飞速发展,以太网技术凭借其优良特性已经成为当今使用最广泛的局域网技术,以太网标
An elastic buffer is designed to satisfy the need of clock domain crossing of the high-speed data flow based on the 10Gbase-KR ethernet protocol. Then the logical synthesis and gate-level simulation is conducted to demonstrate the design is correct. The elastic buffer is controlled with the normal half-full method, of which the depth is 16, the data transfer rate is 10Gbps, and the read-write clock frequency is 156.25MHz. By detecting the changes of the difference between the reading and writing address, it can make a contrast with the reading and writing speed and automatically insert or delete the IDLE characters. In the way, it can adjust the elastic buffer to realize clock frequency compensation and the clock domain crossing of the high-speed data flow correctly. With the rapid development of network technology, Ethernet technology has become the most widely used local area network technology with its excellent features. The Ethernet standard consists of multiple protocols to form a complete system. The 10Gbase-R protocol is one of the important basic protocol. This article is based on the PCS layer of the 10Gbase-R protocol, and deeply explores the key modules within the PCS layer: elastic buffers, 64B/66B codecs, scrambler/descrambler, bit-width converters, etc. It proposes a complete design architecture, and uses the verilog language to complete the RTL-level module design, then builds simulation verification platform and uses modelsim software to complete the functional verification, and completes related design.

全文/Full text:PDF