题目/Title：
                        An Undersampling 14-bit Cyclic ADC with over 100-dB SFDR

作者/Author：
                        Weitao Li,Fule Li,Dandan Guo,Chun Zhang,Zhihua Wang

期刊/Journal：半导体学报 Chinese Journal of Semiconductors

年份/Issue Date：2010.Feb.

卷（期）及页码/Volume（No.）&pages：Vol.31, No.2, pp. 025008-1-6

摘要/Abstract：

A high linearity, undersampling 14-bit 357 kSps cyclic ADC is designed for a radio frequency identification (RFID) transceiver system. Passive capacitor error-average (PCEA) technique is adopted for high accuracy. An improved PCEA sampling network, capable of eliminating the crosstalk path of two pipelined stages, is employed. Opamp sharing and the removal of front-end SHA are utilized for low power dissipation and small chip area. An additional digital calibration block is added to compensate for the error due to defective layout design. The presented ADC is fabricated in a 180 nm CMOS process, occupying 0.65 mm  1.6 mm. The input of the undersampling ADC achieves 15.5 MHz with more than 90 dB SFDR, and the peak SFDR is as high as 106.4 dB with 2.431 MHz input.