题目/Title：A 40Gb/s 27mW 3-tap Closed-loop Decision Feedback Equalizer in 65nm CMOS

作者/Author：
                        Weidong Cao,Ziqiang Wang,Dongmei Li,Xuqiang Zheng,Ke Huang,Shuai Yuan,Fule Li,Zhihua Wang

会议/Conference：NEWCAS 2015

地点/Location：Grenoble, France

年份/Issue Date：2015.7-10 Jun.

页码/pages：pp. 1 - 4

摘要/Abstract：
This paper describes design techniques of enabling energy-efficient 3-tap decision feedback equalizer (DFE) to operate at 40Gb/s in 65nm CMOS technology. First, we propose a closed-loop architecture utilizing three techniques to achieve the 1st tap stage design, namely a merged latch and summer, reduced latch gain, and a dynamic latch design. Then, we suggest to merge the feedback MUX with the tap differential pairs within clock-control summers array (CCSA) to accomplish the 2nd and 3rd tap stages design. The total power consumption of the 3-tap DFE is 27mW under 1V, achieving 0.67 pJ/bit energy efficiency.