题目/Title：A 10-bit 200MS/s SAR ADC with reference buffer in 40nm CMOS

作者/Author：
                        Jingfu Chen,Xinpeng Xing,Zhanpeng Yang,Haigang Feng,Zhihua Wang

会议/Conference：ICSICT 2020

地点/Location：Kunming, China

年份/Issue Date：2020.3-6 Nov.

页码/pages：pp.1-3

摘要/Abstract：
A 10-bit 200MS/s SAR ADC with reference buffer is presented in this paper. Segmented capacitive DAC with MSB split-capacitor switching sequence is introduced to reduce chip area and power dissipation. Bit redundancy is applied in the ADC to relax requirement on the integrated buffer. The simulation results in 40nm GP CMOS show that the ADC achieves 60.8 dB SNDR and 71.6 dB SFDR under 200 MS/s sampling rate and Nyquist input frequency. The core SAR ADC consumes only 1.40mW power consumption and achieves a FoM of 7.8 fJ/step.