题目/Title：快速建立时间的自适应锁相环
                        An Adaptive PLL Architecture to Achieve Fast Settling Time

作者/Author：黄水龙,王志华
                        Shuilong Huang,Zhihua Wang

期刊/Journal：电子与信息学报 Journal of Electronics & Information Technology

年份/Issue Date：2007

卷（期）及页码/Volume（No.）&pages：Vol.29, No.6, pp. 1492 - 1495

摘要/Abstract：
该文简要讨论了环路性能（建立时间，相位噪声和杂散信号）和环路参数（带宽，相位裕度等）的相互关系。提出并分析了一种自适应的具有快速建立时间的锁相环结构及其关键模块（鉴相鉴频器和电荷泵）。该结构基于两个环路：粗调谐环路和精调谐环路。粗调谐环路用于快速收敛，而精调谐环路用于精细的调整。环路参数调整连续发生，无需切换环路滤波器元件和外面的控制信号。基于SMIC 0．18μm 1．8V CMOS工艺的Spectre仿真表明：粗调谐鉴相鉴频器能够有效地关断粗调谐回路；电荷泵上下电流具有小于0．1％的静态失配特性；在相
The relationships between loop performance （settling time, phase noise and spur signal） and loop parameters （bandwidth and phase margin） are briefly discussed in the paper. An adaptive Phase-Locked Loop （PLL） with a fast settling time and its key blocks including Phase-Frequency Detector （PFD） and charge pump are then proposed and analyzed. The proposed architecture is based on two tuning loops： a coarse-tuning loop and a fine-tuning loop. The coarse-tuning loop is used for fast convergence and the fine-tuning loop is used to complete fine adjustments. Adaptation of loop parameters occurs continuously, without switching of loop filter components, and without interaction from outside control signal. Spectre simulation based on SMIC 0.18μm 1.8V supply voltage CMOS technology shows that coarse-tuning PFD can effectively cut off coarse-tuning loop, and the charge pump has a 〈0.1% up/down current mismatching characteristic. The adaptive PLL can reduce settling time over 30% in comparison to the conventional PLL in the same loop bandwidth.